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ABSTRACT. A variable frequency clock (VFC) is an example of a common electronic 
feedback control system that defies rigorous analysis yet is readily studied by time 
domain simulation. Composed of several nonlinear as well as linear blocks, continuous 
and discrete elements, feedback and fecdforward paths, such systems are also subject 
to input and parameter variations of stochastic nature. They are typically conceived 
by inventive engineers without the benefit of much analysis. 
Simulating such circuits by representing each component is possible but often unwieldy 
and of little help to the designer at inception. But, with the help of IBM’s Dynamic 
Simulation Language (DSL/VS), a higher level model is easily coded, rapidly computed 
and conveniently evaluated by inspection of graphs. This permits accurate performance 
prediction as well as design optimization with or without man in the loop. 
A specific clocking scheme, employed in several IBM tape drives, is used as an example 
of modeling and simulating a hybrid circuit. Block and timing diagrams, complete 
application program code, and some graphs are given for this sample problem. 
Kevwords. Variable frequency clock; continuous system simulation; simulation language; 
clocking; electronic system simulation; DSL/VS. 
INTRODUCTION 
An important part of every digital magnetic recording 
system is its clocking scheme. In order to read back 
information from recording media that move at non- 
uniform speed, the clock must precisely track the data 
in frequency and phase, yet undesirable bit jitter in the 
data must not affect the clock. 
Figure 1 shows a schematic diagram of a variable frc- 
quency clock (VFC). representative of several existing 
clocking systems used in tape drives and disk files. When 
analyzed as control systems, VFC’s are seen to have some 
linear elements, some nonlincarities, continuous as well 
as discrete and logical attributes, several feedback loops 
and feed-forward paths when diagrammed. They were 
frequently designed without analysis by classical or mod- 
ern systems theory. Instead, they were developed by 
electronic engineers with great ingenuity and much ex- 
perimentation. Such systems have been used in a number 
of IBM magnetic tape drives. 
Long after their inception, though based on differing 
design concepts, certain clocking systems were to be com- 
pared against each other. Their relative stability had to 
be established with regard to variations in frequency and 
phase of the input data stream, and their lock-on ranges 
were of interest. All of them had met criteria of respon- 
siveness for low-frequency variations in data rate yet 
exhibited the desired insensitivity to unavoidable bit jitter 
and had acceptable turn-on transients. When higher per- 
formance was demanded of a new generation of machines, 
difficult questions were raised about the merits of the 
different contenders. 
The creation of mathematical models of the systems to 
be analyzed and computer simulation studies was deemed 
advisable, as long as the programs remained flexible and 
user friendly (i.e., used by an engineer with minimal 
programming experience). Once the modcling and simu- 
lation challenges were overcome, systematic study of the 
different VFC’s became possible. Their performance com- 
parison was facilitated, and the necessary advances were 
triggered, yielding the needed solutions. 
The modeling and simulation effort of one implementation 
of the clocking schemes tudied is being reviewed in some 
detail. It is described in Refcrcnce I and has been used 
in the IBM 3420 Tape Drives (Models 4, 6 and 8) and 
3803 Tape Control (Model 2). An alternate approach is 
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Figure 1: Variable frequency clock schematic. 
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described in References 2 and 4. 
As indicated in Figure 1, the phase difference between 
pulse trains, originating from data and clock, is obtained 
by a phase comparator. Its output, i, is a pulse train 
that gets integrated and filtered in an RC circuit serving 
as charge pump and compensator. The filter output volt- 
age, Vf, controls the frequency, fc, of a variable frequency 
oscillator, which is the clock that must track the data 
frequency and phase according to stringent specifications. 
Phase angles are the time integrals of frequencies pecif- 
ically for the clock and the data stream or reference signal: 
ec = 
s 
f,dt and Qr = 
J 
f, dt (1) 
Over a limited range, the clock frequency is linearly re- 
lated to the input voltage, Vf of the oscillator: 
f, = f, + K,, Vr (2) 
The relationship between input and output of the filter 
can be obtained by inspecting the circuit diagram, Figure 
2, writing the pertinent relationships and drawing a block 
diagram from them. 
Figure 2: Charge pump and compensator. 
Initially, we may have this set of equations: 
I.@) = il + il 
ilR2 = Vf 
i, = k + iR 
Vf = v, + v, 
/ 
VI = iRR, = k lkdt + V!(O) 
Vz = -& j-i, dt + V2(0) 
(3) 
Constructing a block diagram from this helps to identify 
the form into which these equations may be coded mean- 
ingfully. Figure 3 shows all quantities and their relation- 
ships. 
One might start with the two integral relationships, know- 
ing integration is an operation readily accomplished in 
time domain simulation. Given VI and V2, Vf is obtained 
directly and can be used to generate i2 through division 
by R2. Subtracting i2 from the input lo i(t) yields ii, 
and iR from il yields k. The resulting block diagram, 
then, allows us to write a more appropriate set of equa- 
tions which can be coded directly in a simulation language 
like DSL. (See lines 25 to 31 of Figure 6.) 
il = I.&) - il 
ic = il - iR 
V, =J$dt+V,(O) 
(4) 
v2 =I &dt + V2(0) 
VF = V, +V2 
iR = VI/ RI 
h = V,/R2 
The block diagram also facilitates derivation of a transfer 
function from input i to output Vf, which could be coded 
more abstractly by using the universal transfer function 
block TRNFR. 
So far, the derivation of governing equations for the 
compensator and the VFO has been straight forward. 
More difiicult to obtain is the mathematical model of the 
phase comparator. Evidently, it combines the features of 
an error detector (for the phase angles +, and +,), a pulse 
generator (with width modulation and polarity control) 
and associated logic. 
To simulate the phase comparator in detail, as built 
electronically, requires the representation of each digital 
and analog element, involving numerous additional vari- 
ables. The phase angles could only bc obtained indirectly 
from analysis of the pulse trains. A simple, but mean- 
ingful, model including phase angles can be derived by 
focusing attention on the essential parts of the timing 
diagram, shown at the top of Figure 4. A pulse train, 
out of the clock circuit, and an impulse train, derived 
from detecting magnetic transitions in the data stream, 
are the phase comparator inputs. A current pulse train 
i(t) of variable width and polarity is its output. The 
current pulse width, W, is equal to the time between the 
leading edge of the clock pulse and the nearest data 
- - -VFO- - - -, 
Figure 3: Block diagram of compensator and VFO. 
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Figure 4: Phase comparator inputs, output and phase angles. 
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impulse. If the clock leads the data, the current is neg- 
ative (retarding). If the clock lags the data, the current 
is positive (speeding up the clock). The current pulses 
always start at the time a data impulse is detected. 
As illustrated in the example shown, clock and data rates 
can differ so much that reference to a leading edge of 
the clock pulse is skipped, resulting in a sudden polarity 
change of i(t) (i.e., of the phase error). It is useful to 
picture the phase angles of clock and data (reference), 
$I= and & as functions of time, as shown in Figure 4. 
Every time a cycle is complete, the phase functions have 
increased by one whole cycle, yielding discrete points for 
&(t) and rpr(t). The absolute number of cycles is not 
relevant, just phase differences within + 0.5 cycles of 
each other. 
In this example, the clock frequency did not change (i.e., 
the clock phase was a ramp of constant slope). The data 
frequency was, however, lower and nonuniform, yielding 
a ramp, @r(t), that first diverges from e,(t) up to the 
jump point, TS3, then converges toward &(t) from the 
other side. The vertical distance, e,(t), is the phase error 
the comparator has to detect. 
In this simulation, both phase functions arc given con- 
tinuously as integrator outputs. Therefore, the difference 
between them can be taken at all times and displayed as 
the variable &. Clock frequency variations are due to 
VFO voltage changes, Vy(t), in accordance with the fil- 
tered current train I&(t). Data frequency variations, due 
to speed variations in the recording medium during writ- 
ing and/or reading, can be judiciously chosen in the sim- 
ulation. 
One objective of the simulation was to determine the 
lock-on range.of the circuit (i.e., to find out how close 
to the nominal or free running,frequency, f,, of the 
oscillator the data frequency had to be to “lock on”). 
Since laboratory experiments had been performed for ten 
different data frequencies, ranging from 0.744 to 1.367 
of fO, the measurable quantity, filter voltage Vf(t), was 
used for validation of the simulation results. In line four 
of Figure 6, the ten parameter values of the factor f are 
tabulated. In line six, they are used to compute the 
reference frequency, f,, for each of the ten runs of the 
program. 
The resulting set of curves (six representative cases were 
shown in Figure 7) corresponded closely to oscilloscope 
traces obtained from hardware tests, proving the model 
to be correct. Other variables, such as the phase error 
(p,., shown in the family of curves in Figure 8, could then 
be extracted from the model and analyzed at will. Note 
that the system will lock on without skipping a cycle as 
long as 0.773 c fr/fO < 1.20; it is marginally stable for 
0.759 < fr/fO < 1.323 (locking within one cycle) and 
unstable outside of that range. 
The current train, i(t), is obtained by using the PULSE 
function of DSL, and its polarity is controlled by the 
multiplier POL (see line 22 of Figure 6). To understand 
fully the code given in Figure 6, it is necessary to study 
the reference manual for the language (Reference 3). 
However, the pulses are always triggcrcd when DATA 
= 1 (i.e., when data impulses arrive). They are terminated 
when the predetermined width, w, is reached, +r < &, 
or when another clock cycle is complete, & > I#+. This 
is accomplished by determining the crossing times, TX, of 
ec and integer threshold values of phase, using the 
CROSS function and the QNTZR block (crossing dctcctor 
and quantizer). In addition, care must be taken to control 
the step size of the integration algorithm (DELT). 
Through control of DELMAX, the upper limit of DELT, 
the step size is gradually reduced to an acceptable value, 
< 0.01% of a cycle, as the ends of clock pulses approach. 
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On the Simulation Language DSL/VS 
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The Dynamic Simulation Language (DSL/VS) (Rcfcrence 
3), used for this study, is a continuous system simulation 
language that evolved within IBM over two decades and 
has been used extensively throughout the company on 
numerous development and research projects (Reference 
4). 
equations. However, several features exist that facilitate 
frequency domain analysis. A powerful graphics 
postprocessor enables the user to tailor graphic output 
to his needs with simple syntax. 
In June 1984, DSL/VS was released as an IBM Program 
Offering in the USA; the package is now available world- 
It is particularly suited to transient analysis of nonlinear 
systems which are characterized by ordinary differential 
wide. 
PHASE COMPARATOR COMPENSATOR 
Figure 5: Siiulation diagram - variable frequency clock. 
1 TITLE VARIABLE FREQUENCY CLOCK - LOCK-ON VALIDATION 
2 CONST FO=685600, KOSC=240000, R1=75,C1=4.7E-9, RZ=6600,C2=95E-9, IO=.015 
5 INITIAL 
=0.744, 0.759, 0.773, 0.8, 0.9, 1.1. 1.2, 1.3, 1.323, 1.367 
; 
FR=FO*F(KSIM) 
DELS=l./FR 
: SAMPLE 
TX=O. 
:: 
DATA=l. 
W=TIME-TX 
12 DPH=PHE-QNTZR(l.,PHE) 
:: DYNAMIC 
POL=SIGN(l.,DPH) 
:i 
PHCQ=QNTZR(l.,PHC) 
17 
PC=ABS(PHCQ-PHC) 
:t 
DELMAX=DELS*LIMIT(.0001,.01,PC) 
XING=CROSS(TIME,PHC,PHCQ) 
TX=XING 
;i 
XING.NE.O..AND.PHC.GT.PHCQ 
XING.NE.O..AND.PHC.GT.PHCQ W=O. 
PHE=PHR-PHC 
$5 
I=POL*PULSE(DATA,W) 
DATA=O. 
24 DERIVATIVE 
sz 
11=x*10-12 
IC=Il-IR 
z 
f; 
IR=Vl/Rl 
12=VF/R2 
3: 
VF=Vl+VE 
FC=KOSC*VF+FO 
ii 
35 TERMINAL 
i! CDNTRDL FINTIM=30E-6, DELT=lE-8 
IF(KSIM.LT.lO) CALL RERUN 
38 SAVE lE-7, PHE, VF 
39 GRAPH (DE=I8M750,LO=-1.5,SC=1.5,NI=2.TI=0.75,LI=l) ._. 
4: 
TIME(PO=0.3.45,NI=6,UN=SEC) . . . 
44: 
VF(RUN=lO,PO=O.-O.S,UN='36.7XX') . . . 
VF(RUN=8,PO=O,l.l,UN='30%%') .._ 
tt 
RUN=7,PO=O,2.7,UN='20%'~ . . . 
RUN=4,PD=0,4.3,UN='-20%% ) ._. 
RUN=E,PO=0,5.9,UN='-24.1%' . . . 
:: LABEL 
RUN=l,PO=0,7.5,UN='-25.6%' 
FILTER VOLTAGE FOR RUNS 1, 2. 4, 7, 8 AND 10 
48 GRAPH (P,DE=IBM750) TIME(NI=C.UN=SEC) PHE(LO=-Z.S,SC=.5.N1=9,UN=CYCLES) 
49 LABEL (P)PHASE ERROR FOR VARIOUS FREQUENCY STEPS 
50 END 
51 STOP 
Figure 6: DSL program listing. 
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Figure 7: Filter voltage for ms 1, 2, 4, 7, 8 and 10. 
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Figure 8: Phase error for various frequency steps. 
